SBIR DATA RIGHTS: The Government's rights to use, modify, reproduce, release, perform, display, or disclose technical data or computer software marked with this legend are restricted during the period shown as provided in paragraph (b)(4) of the Rights in Noncommercial Technical Data and Computer Software--Small Business Innovative Research (SBIR) Program clause contained in the above identified contract. No restrictions apply after the expiration date shown above. Any reproduction of technical data, computer software, or portions thereof marked with this legend must also reproduce the markings.

DOE-NP SBIR/STTR EXCHANGE MEETING

Radiation Tolerant SOI CMOS Detectors

DE-SC0002421 & DESC0004237 (topic 49d)

Dr. Manouchehr Farkhondeh

GEORGE M. WILLIAMS VOXTEL INC.

"Detector funding in Europe is good; in Japan, modest; but in the US, totally inadequate."

Chris Damerell of Rutherford Appleton Laboratory and chair of the Detector Panel, SNOWMASS 2005



About Voxtel

Corporate Offices / Voxtel Opto (Beaverton, Oregon)

- Contract Administration
- Opto Products Group
 - Detectors: InGaAs and silicon photodiodes, avalanche photodiodes (APDs), photoreceivers, and focal plane arrays
 - Integrated Circuits: Readout integrated circuits (ROICs) for imaging, LADAR, and radiation detection
 - Single-Photon and Time-Resolved Detectors and Instruments
 - Electro-Optic Systems Engineering

Voxtel Nano (Eugene, Oregon)

- Nano Products Group
 - Colloidal Semiconductor Quantum Dots (PbS, CdSe, InP, SnTe, CIS, CZIS, etc.)
 - Rare-earth-doped Nanoparticles (ZnS, YVO₄, LaF₃, etc.)
 - Ligand Design and Custom Surface Functionalization
 - Up- and Down-Conversion Optical Devices
 - Security Inks and Covert Taggants
 - Nanocrystal-sensitized Detectors and Solar Cells
 - Continuous Flow Reactor Nano-factories
- Analytical Facilities
 - SEM, HRTEM, VIS-NIR, PL, UPS/XPS, TGA, etc





The Problem Facing Functional Silicon Detector Developers

Detector Requirements

- 1. Analog/ Mixed signal
- 2. High resistivity (4 k Ω /cm)
- 3. Thick electrically/optically active layer
- 4. High biases (5 VDC \rightarrow 50+ VDC)
- 5. Thick, thermal oxides with ultra-low leakage
- 6. Large, high linearity capacitors
- 7. Full wafer integration
- 8. Custom materials, process flows and implants
- 9. < 5" wafers available from R&D & MEMS fabs
- 10. Trained domestic work force

Sub-micron CMOS

1. Digital

- 2. Low resistivity (5 Ω /cm)
- 3. Thin electrically active layer
- 4. Low voltage (0.9– 1.8 VDC)
- 5. Thin high k+ oxides
- 6. Standard process flows
- 7. Full reticle integration (22 x 22 mm²)
- 8. No variability in materials or process
- 9. 300 mm (+) wafers
- 10. Trained work force



Today's CMOS processes are increasingly antithetical to high performance detector processing, and high-volume detector manufacturing capacity in the US is rapidly decreasing





Exciting Advances Continue To Drive CMOS Advances. However,

- Back-end of Line (BEOL) processes largely inaccessible to detector developers
 - developed on 200+ mm wafer tooling (not widely available for custom development)
 - require full wafers, not multi-project chips (0.18 μm reticle costs w/first lot is ~\$480K)
 - when wafer stacking is used, twice the cost (2x \$400K / 0.18 um masks)
- No sources of SOI CMOS through-BOX Vias





Jazz/Tower Semiconductor CA18HJ Process

- bulk transistors fabricated on SOI wafers
- transistors isolated from one another with trench isolation (TI)
- SOI device layer is thick enough (1.4 μ m) to prevent 'back-gating' of transistors and thin enough to minimize radiation-induced ionizing charge.

contact

- buried implant between the BOX and the transistor layer prevents 'back-gating'
- BOX is a good etch stop for back-thinning
- however, 1.4 um not thick enough for many applications

DOE 06157:

UV-Blue Enhanced Silicon Photomultipliers for Scintillators

Problem

Silicon Photomultipliers (SiPMs) have been proposed as photomultiplier tubes (PMTs) replacement for NP and medical application, *but*

- low detection efficiency and fill factor
- high, variable (inter and intra device) dark count rates
- not sensitive to scintillator output
- too expensive
- fabricated on old generation CMOS (now R&D) fabs
- large resistance/capacitance, which limit timing
- external ADC and functional circuits

Solution

Digital SPADs made using SOI

- 1. thin SOI layer for UV-VIS (particle?) detection
- 2. trench isolation electrically/optically isolated micro-cells
- 3. isolated SOI transistors used to increase detector functionality
 - bit enable, active quenching, uniformity correction, timing, counting
- 4. radiation tolerant



Improved Silicon Photomultiplier Technology: SOI CMOS Digital Single Photon APD (DSPAD)





SOI Layer used for detectors

- SOI BOX layer used for thinning
- Buried p+ implant for substrate contact



Each SPAD microcell includes:

- Cell enable/disable
- Active quenching
- Programmable pulse comparator and holdoff
- 4-bit APD bias non-uniformity





Geiger Mode (Gm) Si APDs formed in SOI layer

- Deep trench isolation (DTI) avoids optical cross-talk
- Layer fully depleted for fast response



Each Pixel Includes

 Digital Counter (16-bit) and 200-ps time stamp in each pixel

Back-thinning SOI Wafers



Step 2 : Removed Handle Wafer 1 using back-grind. Note that the wafer stack is shown up-stde-down (for ease) compared to previous step. Next Step : Remove Box (SiO2) using SEZ etch.



Step 4: Etched through the back side of the wafer to expose SiPM pad for wirebonding . Next Steps wire-bonding from Metal 1 pad to device package lead, for example TO-8





Step 3 : Removed Box (SIO2) using SEZ etch. Next Step : Etch through the back side of the wafer up to metal 1 to expose metal 1 for wire-bonding.



Handle/support Wafer 2 (using 3M bond)



Back-thinning of wafers





Back-thinned DSPAD Wafers



Semiconductor Tracking Detectors DOE NP SBIR Contract # DE-SC0002421

Statement of Problem

Existing CCD Trackers are:

- too slow,
- too expensive,
- too thick,
- data bandwidth intensive.

and CMOS imagers are:

- lack sensitivity, ٠
- small detective cross section,
- not rad hard.

Approach

- **3D Wafer stacking of detector layers to CMOS**
- Small pixel / thin silicon for resolution/occupancy
- Record time -of-flight (tof) and amplitude
- Use sparsified data readout
- Use stitching to photo-compose large imagers
- **Enclosed transistors w/SOI for radiation tolerance**

Program Contacts

Primary Investigator **George Williams** georgew@voxtel-inc.com 971-223-5646 x 112

DOE TPOC

Manouchehr Farkhondeh manouchehr.farkhondeh@science.doe.gov 301-903-4398

Prog. Manager Adam Lee

adaml@voxtel-inc.com 971-223-5646 x 128

DETECTORWAFER

CMOS ROIC WAFER



Detection efficiency analysis, assuming single event storage per pixel.

STN calculated as a function of detector thickness (read noise: 22 e–, pixel pitch: 15 μm; integration: 1 ms)

- Pixel sizes of 15 μm have detections efficiencies larger than 99%, even with occupancies in excess of 0.15 events/bunch/mm²
- About 12-um thick detector WITH LOW AMPLIFIER NOISE achieves sufficient STN
 - thin silicon minimizes dark current
 - thin detectors tightens detector ring diameter
 - small pixels with thin detector layer reduces multiple pixel events



Vertex Detector: Pixel Block Diagram



- Each pixel uses direct integration followed by an autocalibrated comparator.
- Output of comparator samples the event ramp signal
- Time-of-arrival and amplitude data read out between frames.
- Readout uses pixel-, column-, and chip-level CDS to reduce fixed-pattern noise sources on the ROIC.
- Sparse scanning and pixel readout,
 - column read out if column flag indicated pixel "hit"



Vertex Detector: 15 μm Pixel
 - in-pixel comparator is 70% of the pixel area

Via-less Wafer-to-Wafer Bonding







temperature following preparation with NH₄OH

solution

Starting Materials: SOI detector wafer has global Al deposition; CMOS ROIC wafer is planar with last VIA up to surface.





Step 1: CMOS ROIC wafer receives a global seed metal (Al) deposition. SOI detector wafer already has global seed metal.





Steps 2-4: Both wafers pattern/plate DBI metal (Ni), etch seed metal, and receive oxide deposition/planarization.

₹ IIIIII €

Steps 6-7: Grind away silicon handle wafer of SOI within 50- μ m of BOX. Remove remaining Si handle and BOX using wet etch process.



Steps 8-9: Remove Si material above CMOS ROIC bond pads. Open SiO₂ passivation above ROIC pads. Package device.

Wafer-to-wafer Bonding Process



Bonded Detector

- Standard SOI CMOS ROIC wafer (bottom),
- High-resistivity silicon detector (top)
- Wafers bonded using direct-oxide bond
- <15-μm pitch; < 20-um total thickness.



Enclosed-layout transistors (ELTs).

- Leakage paths are removed using the enclosed layout with p+ guard rings,
- Radiation tolerant

VOXTELOPTO

Photocomposition of Large Areas via Stitching





Reticle Block Layout (22 mm x 22 mm) Block A: Pixel array (1024 x 1024) Block B: Analog readout / Horz. scanner Block C: Vertical scanner Block D: Digital control Block E: Top left pixel array corner Block F: Top pixel bussing Block G: Top right pixel array corner Block H: Right pixel bussing Block I: Global biasing



Layout of Reticle

Photocomposition of Large Arrays is used for Fill Wafer Integration.

CMOS Reticles are only about 22 x 20 mm², so larger detector areas must be decomposed into structural components and photocomposed

- allows design to be redeployed for various applications without \$500K mask investment

Backthinning Bonded Wafers





Bonded VX-802 wafer before thinning

- 200-mm ROIC wafer bonded to 150-mm detector wafer
- Detector layer 20 um thick

Bonded wafers After thinning

 detector mesas formed and bond pad openings etched

Zoom of device (large square) in wafer form.

- gray areas are detector mesas small pads in brown areas are the bond pads.
- Wafer bonding with face-to-face Via-less interconnection (Ziptronix)
- 150mm high resistivity silicon detector wafer
 - Surface functionalized with bond metal and oxide treatments
- SOI Detector layers thinned (down to BOX layer) to reveal detectors
 - Device bonded to backside of pads revealed after etch

VX-802 Performance Specification

960 x 448 16 x 7.5

15.0

20.0 1.2 3.5 7.9 P-on-N

3.00E-02 337.0 2820

199

1000.0

20.0

< 5.0

11.5

350

1

70.3 38.1

26.3

80.0

ITR - sparse or full

20

Resolution	pixels	
Detector Area	mm	
Butability	-	
Pixel Pitch	μm	
Detector Thickness	μm	
Detector Capacitance	fF	
Dark Current Density	nA/cm ²	
Dark Current	fA	
Detector Polarity	12 C	
Event Rate	/bunch/mm ²	
Max Bunch Rate	ns	
Bunches per Train	bunches	
Frame Dead Time	ms	
Particle Charge	e-	
Integration Time	ms	
Pixel Noise	e- RMS	
Threshold Dispersion	e- RMS	
Timing Dynamic Range	bits	
Timing Resolution	ns RMS	
Event Depth	-	
Conversion Gain	μV/e-	
Total Noise	e- RMS	
Signal Noise Ratio	-	

Power Consumption

Radiation Tolerance

Readout Scheme



OXTELOPT

VX-802 design packaged in ceramic PGA.



Measurement of pixel detection events in slow mode (low bandwidth)

Specification

mW

-

krad

Commercial CMOS Foundry for Particle Detectors

DOE Contract # DESC0004237 /SBIR Topic: DOE NP 44d

Statement of problem

- Existing hybridized detectors have penalizing noise, granularity, and thickness due to
 - due to thin CMOS APS depletion
 - sharing of process with detection implants
 - integration techniques (e.g. bump bonding)
- CMOS limited in size by 20 x 20 mm² reticle
- Large detectors expensive

Approach

- Develop a domestic foundry services of monolithic fully-depleted SOI CMOS imagers
- **Key innovations include:**
 - SOI CMOS imager process
 - Custom engineered SOI wafers
 - Low dark current, low capacitance, silicon photodiodes fabricated in high resistivity silicon handle of SOI wafer
 - Low noise, radiation hardened ROIC design

Monolithic SOI CMOS Detector: Detector formed in

high resistivity handle SOI CMOS wafer by implanting into handle and electrically interconnecting SOI circuits through vias in buried oxide (BOX)

Program Contacts

Primary Investigator George Williams georgew@voxtel-inc.com 971-223-5646 x112

Prog. Manager adaml@voxtel-inc.com 971-223-5646 x128

DOE TPOC

Manouchehr Farkhondeh manouchehr.farkhondeh@science.doe.gov 301-903-4398





Monolithic SOI Pixel Detector Architecture

- Bonded double SOI (dSOI) wafer

 high resistivity detector, low resistivity circuits
 custom implants at each Si surface
- Standard SOI process
 NMOS, PMOS, MIM caps, etc
- Isolated transistors
 - separate grounds for circuits and detectors
- Minimal Impact on CMOS Process
- Monolithic detector, with no bump bonds or 3D circuit stacking
- Can be very thin, fully-depleted
- High density (smaller pixel size is possible)
- Industry standard technology
 - cost benefit and scalability)



SOI CMOS "Through BOX VIA" 3D Interconnect







Diode diffusions (p+ & n+) in handle wafer and doped polysilicon plugs through the STI for electrical interconnection

Sandia CMOS7 process:

- 5 metal distribution layers.
- MiM capacitors,
- n+ poly resistors, and
- 0.35-µm feature length radiation hard FETs.



TEM of portion of Sandia pixel manufactured using poly plug after STI option.

- Process is being developed on Sandia CMOS7 process
- Implementing photodiode implants and electrical interconnect through BOX
- Use custom SOI wafers with high resistivity handle

Through BOX Via Process

Si 290nm				
Box 400nm				
Si Handle P- >2000 ohm-cm				

S	\$11
	Box
Si Handle P-	

Nitride Mask		Ntride Mask
SI STI		STI
Box		
Si Handle P-	N+	

Nitride Mask		Nitride Mask		Nitride Mask	
S STI		STI			
Box					
Si Handie P-					

Implemented in SOI process

STI Plug	
	P+

VOXTELOPTO

	S	STI	Die	STI	0	
Box		Plug		Plug		
Si Handle P+		N+		P+		



Possible Frontside Substrate Contact



Results of Through BOX Process



Implants Used to Create Photodiode - the high energy implants (> 1.5 MeV) must peak on bottom of BOX



FIB cross sections of deep contacts





Layout of reticle being fabricated using through Si VIAs

VOXTELOPTO

Thank You



InGaAs Avalanche Photodiodes

George Williams

Voxtel Inc. 15985 NW Schendel Ave Beaverton, OR 97006 w. 971-223-5642 x 112 c. 503-703-3260



SiPM/DSPAD Arrays



Hermetic, TE-Cooled GHz-Class Receivers



Back-Illuminated, Microlensed InGaAs / InAlAs / InP FPAs



psec-Resolution Photon Counting Instruments



Large Format Sensors