

VERTICALLY INTEGRATED TIMING READOUT CHIP (VTROC):

An Advanced, Small Pitch, Low Power Solution For Nuclear Physics Applications

Contract # DE-SC0022479 | 2024 SBIR/STTR Exchange Meeting

Period of performance: 04/03/2023 - 04/02/2025

TPOC: Dr. Michelle Shinn

- EPIR, Inc. Team: Dr. Sushant Sonde (PI), Dr. Silviu Velicu (PM), Dr. Yong Chang
 - Fermilab Team: Dr. Tiehui Ted Liu

July 29, 2025

OUTLINE




- Introduction
 - Company overview
- Background
 - DOE's requirements
 - EPIR Inc.'s proposed approach
- Programmatic
 - Program Objectives
 - Updates on technical tasks
 - ASIC design effort
 - Multi-tier integration effort
 - Testing and validation results
- Summary & Outlook

COMPANY OVERVIEW









Headquartered in Bolingbrook, IL

- Commercial supplier of MBE materials and devices to a broad customer base
- Provider of material, focal plane arrays, and sensors solutions



II-VI Material Manufacturing

- Grow II-VI materials to enable standard and custom imaging products
- HgCdTe on CdZnTe and Si-based substrates



Focal Plane Arrays (FPAs) Development & Production

- Standard and specialty array detectors, FPAs, and sensors
- Modeling, optimization, fabrication and testing



R&D Solutions using II-VI Technology

- Full process development to meet customer specifications
- Advanced interconnect solutions for pixel detectors



Contact US


- 586 Territorial Drive Ste A, Bolingbrook, IL 60440
- ssonde@epirinc.com
- 512-905-9885

Cutting-edge sensor technology development with leading US imaging companies and federal agencies.

COMPANY OVERVIEW




EPIR'S TECHNICAL INFRASTRUCTURE & TARGET APPLICATIONS



PRODUCT PORTFOLIO



EPIR, Inc.	Commercial-grade Solutions			Custom Solutions	
Format	320×256 30 μm pitch	640×512 15 μm pitch	1280×720 8 μm pitch	640×512 20 μm pitch	1280×512 20 μm pitch
Relative Die Size	20×11mm	20×11mm	21×10mm	23×14mm	30×18mm
Layout				4 <u>0 н</u> ш	20 µm
• EPIR manufactures both standard and custom devices in the NIR to LWIR range				NIR on Si, 298K MWIR on CZT, 140K LWIR on CZT, 85K	
















eSWIR on SI, 195K MWIR on Si, 110K LWIR on CZT, 85K


PRODUCT PORTFOLIO



Distributed Junction FPA I & II

- Rad-hard applications
- Minimum Feature: 500nm
- US Patent 12,317,633







Highly Non-planar FPA Geometries

Simultaneous two-color detection









Advanced Interconnect Development


- Thermal stress aware technology for 3D hetero-integration
- Broadly applicable to various focal plane genre
- US Patent 11,670,616








- Low temperature silicon bonding technology (Patent pending)
- Validated to military specs







SYNERGISTIC ACTIVITIES WITH DOE



ADVANCED R&D SOLUTIONS FOR NP & HEP APPLICATIONS

Advanced Integration Technology




Multi-tier, Small-pixel ASIC



Radiation Tolerant Silicon Sensors





- Integration of ETROC1/ETROC2 with LGAD
 - Die-die/Die-to-wafer integration
 - Alignment accuracy of 500nm verified on chips down to 8µm-pitch pixel sensors
 - Conventional and thermal stress aware DBI technology
 - Improved jitter behavior > 20%




EPIR. Inc.








VTROC: Vertically-Integrated Timing Read Out Chip



- Detector: Small-pixel AC-LGAD
- Front end preamp + discriminator + charge injector
- 3. Circular buffer memory array + readout logic
- PCB: AC-LGAD 4.
- 250µm pixel pitch
- 8×8 pixels
- Multi-tier ASICs
- 4-tier integration scheme

- Advanced LGAD and AC-LGAD designs
 - Multi-layer epitaxial growth
 - In-situ doping allows design flexibility
 - Large area device fabrication



Patent App. # US63/547,881





Patented technologies for advanced integration and advanced sensors

SYNERGISTIC ACTIVITIES WITH DOE



ADVANCED R&D SOLUTIONS FOR NP & HEP APPLICATIONS








LN2 cooled Camera head


Stirling cooler camera and MWIR imager







Tested under neutron irradiation 1.5×10¹³ n·cm⁻² neutron exposure under an instant flux of 2×10^9 n \cdot cm⁻² ·s⁻¹



After 10¹² n ⋅cm⁻² fluence neutron exposure After an extra temperature cycling from 100K to room temperature. The circled area shows the

defective pixels recovered after temperature circling.



United States Patent

RADIATION HARDENED INFRARED FOCA

(10) Patent No.: US 12,317,633 B2

DOE's REQUIREMENTS



NUCLEAR PHYSICS ELECTRONICS DESIGN AND FABRICATION

- Front-End Application-Specific Integrated Circuits (ASICs)
- Solicitation requirements:
 - Very low power and very low noise charge amplifiers and filters, very high-rate photoncounting circuits, high-precision charge and timing measurement circuits, low-power and small-area ADCs and TDCs, efficient sparsifying and multiplexing circuits.
 - Two-dimensional high-channel-count circuits for small pixels combined with high-density, high-yield, and low-capacitance interconnection techniques. Layering these 2D ASICS via interconnects to increase functionality is also of interest.
 - Microelectronics for extreme environments such as high-radiation (both neutron and ionizing) and low temperature, depending on the application. Specifications for the former are: high channel count (64 channels) ASIC with fast timing (< 10 ps), high radiation hardness (10 Mrad with 10¹⁵ n/cm²), fast waveform sampling (> 4GHz) and bandwidth (> 2GHz)
- Participating teams:
 - Fermilab:
 - EPIR, Inc.

EPIR. Inc.


PROPOSED SOLUTION



VERTICALLY INTEGRATED TIMING READOUT CHIP (VTROC)

 $1300\mu m \times 1300\mu m$ pixel footprint

250μm× 250μm pixel footprint



- Multi-tier ASIC
 - Small pixel ASIC: 250μm pixel pitch, 8×8-pixel array
 - Tier 1: Charge injection + Preamplifier + Discriminator, analog front-end
 - Tier 2: Low power Time-to-Digital Converter (TDC)
 - Tier 3: Read out circuit
- Modified Direct Bond Interconnect based multitier integration
 - Thermo-mechanical model considering effect of:
 - Bonding geometry
 - Bonding material
 - Detector/Read-out thickness
 - Interconnect metal
 - Al guided optimization
- Prototype demonstration on LGAD-VTROC integration

Challenges


- Optimizing circuit blocks to fit reduced footprint (80% of the state-of-the-art)
- Manage power density with reduced pixel footprint
- High-yield multi-tier integration

Expected improvements

- Separation of low noise analog circuitry from digital blocks
- Improved spatial resolution (260%)
- Improved timing resolution (100%)
- Towards 4D detectors




ASIC DESIGN: TIER 1 – FRONT END PREAMP + DISCRIMINATOR + CHARGE INJECTOR



- Tier 1 has an 8×8 pixel array (2mm×2mm), a DAC and two I2C modules with different device addresses. Each pixel has a Qinj, a preamp (PA) including bias, a discriminator, and TSVs. The center TSV is used to deliver Disc output (Tier 1) to TDC pulse input (Tier 2).
- Charge injection signal comes from the external generator through differential-to-single ended eRx.
 The charge injection signal is delivered by H tree.
- The matrix is split into two sections. The left half has the PA from ETROC project. The right half includes the PA with higher current.
- The outputs of three pixels at the bottom row (0, 24, 32, 56) will be exported to pads for Tier1 testing purposes.
- All the blocks in Tier 1 are in place. Final integration is ongoing.




ASIC DESIGN: TIER 2 – LOW POWER TDC



- Tier 2 has an 8×8 pixel array, a divider, a strobe generator, and a I2C. This TSV is used to transmit the serial data from Tier 2 to Tier 3.
- Tier 2 receives external differential 320 MHz clock. The 320 MHz clock is divided into 40 MHz. The strobe generator produces a strobe signal.
- The strobe signal and 40 MHz clock are delivered to each pixel via two paralleled H tree.
- The delay line, divider, strobe generator, H trees and I2C are in place.
- The encoder and the serializer need to be verified and optimized.



ASIC DESIGN: TIER 3 – READOUT CIRCUITRY + TEST BLOCKS





- Tier 3 has an 8×8 pixel matrix, a clock generator (PLL + phase shifter) a I2C module, TSVs and 20 wire bonding pads for analog /digital powers, I2C controls, clock input and data output.
- The data is scrambled before output.
- A Fast command decoder receives the fast commands via eRx and decodes into the control signal to broadcast.
- The MUX, reference generator, PLL, phase shifter, I2C are in place.
- 2000μm×350μm area at the top of Tier 3 is reserved for 4 test blocks.
- The 4 test blocks are being optimized.



ASIC DESIGN: POWER CONSUMPTION

- In pixelized detectors, power consumptions of the front-end preamplifiers and discriminators become a concern. As the number of detector elements or pixels continues to increase, front-end circuits of much lower power consumption are required.
- A new circuit, pseudo thyristor is designed as a discriminator with power consumption 10-20 times lower than existing discriminator (below 100µW per channel).








TSV DESIGN: KEEP OUT ZONE

- Thermo-mechanical modeling
 - Automated thermal stress evaluation and geometry optimization workflow





- Higher TSV/interconnect density increases the average thermo-mechanical stress
- This will affect 'Keep Out Zone' considerations
- Use of alternate interconnect metal(s) can be considered



TSV DESIGN: KEEP OUT ZONE


- Mechanical stress can affect MOSFET devices.
- Compressive stress enhances the mobility of pFETs whereas tensile stress enhances the mobility of nFETs.
- TSVs create stress in Si that can extend up to 20µm away from the edge of the TSV.
- Most of the thermomechanical stress is concentrated at the surface.
- This affects positioning of the TSVs.










TSV DESIGN: OPTIMIZED NUMBER & LOCATIONS









TSV Scheme 1

TSV Scheme 2

TSV Scheme 3

TSV Scheme 4


Optimized # of TSVs to minimum required

Optimized TSVs locations TSV pitch: 84µm

Optimized TSVs locations TSV pitch: 56µm



MILTI-TIER DESIGN & TSV TEST SCHEME




Bond pads for independent tier testing

Daisy-chain structures to validate multi-tier integration




MULTI-TIER INTEGRATION PROCESS DEVELOPMENT

- Includes TSVs with following pitches
 - 50µm
 - 100µm
 - 200µm





MULTI-TIER INTEGRATION PROCESS DEVELOPMENT




Optimized lithography process

Wafer-scale TSV development



MULTI-TIER INTEGRATION PROCESS DEVELOPMENT




Wafer-scale TSV development


TASK 3: DEMONSTRATION OF WAFER-SCALE HYBRIDIZATION




WAFER-SCALE BONDING PROCESS DEMONSTRATION

Die-to-die integration scheme








Bonding oxide Interconnect metal pillars

Conventional and DBI integration


- Excellent alignment accuracy: within 500nm
- Excellent vertical etch
- Void-free metal pillars
- Void-free interface: Metal interconnect and oxide are in very good contact
- Integration process for detectors down to 8µm pixel pitch

Die-to-wafer integration scheme






EARLY DEMONSTRATION OF VTROC (2D) – PLAN











EARLY DEMONSTRATION OF VTROC (2D) - BASIC FUNCTIONALITY TEST

Integrated assembly







- Baseline and noise width
 - Center: Preamp output baseline calibration for all 256 pixels, with sensor biased at 250V.
 - Right: Noise width for each pixels with sensor biased at 250V.



EARLY DEMONSTRATION OF VTROC (2D) – COSMIC RAY






- Cosmic ray run
 - The chip is configured to be able to self-trigger on any pixel hit to capture cosmic rays.
 - Run overnight for 15 hours, expect about ~ 10 hits per pixel.
 - All 256 pixels are connected with sensor properly based on the hit map after 15 hours exposure.




EARLY DEMONSTRATION OF VTROC (2D) – BEAM TEST (CERN)


• 120 GeV hadron beam (proton and pion)




Three layers of ETROC2 + sensor telescope



Event display



Beam spot seen by EPIR bump bonded chip (as trigger board)




- This is the beam spot observed by EPIR bump bonded board.
- CERN hadron beam spot core size is 1cm × 1cm.
- Worked well on the first try, self triggered.





EARLY DEMONSTRATION OF VTROC (2D) - BEAM TEST (DESY)

The first beam test at DESY for ETROC2 with electron beam (with two independent setups)




 Four layer of ETROC2+sensors in the Beam telescope (event display)






- DESY electron beam spot size is about 2 cm × 2 cm.
- The four-layer ETROC telescope is triggered by EPIR pair 1 chip.

 EPIR Pair 4 integrated with AIDA telescope, triggered by AIDA scintillators (smaller size)




 Beam spot seen by ETROC2, self triggered with EPIR Pair 1







EARLY DEMONSTRATION OF VTROC (2D) – TIMING RESOLUTION

Dozens of sensor-readout chip assemblies were integrated for testing









- Integrated assemblies are operated at optimum sensor bias
 - Beyond which the sensor will be in breakdown
 - Timing resolution is limited by sensor performance




EARLY DEMONSTRATION OF VTROC (2D) - MULTI-CHIP ASSEMBLY

- Basic functionality test
 - Pream output
 - Noise width










EARLY DEMONSTRATION OF VTROC (2D) – MULTI-CHIP ASSEMBLY BEAM TEST (DESY)

Multi-sensor assembly 1

Multi-sensor assembly 2

Timing resolution



- A minor performance degradation when compared to the timing resolution obtained from the earlier assemblies.
- This observed discrepancy can be attributed to an increased noise level originating from the floating configuration of the sensor-chip assembly.

ONGOING EFFORTS



Technical


Neutron irradiation study

 Understanding/validating effects of irradiation on integrated assemblies

(×10 ¹⁵)	Die iD
0.2	W8-23, W8-24
0.5	W8-1, W8-2, W8-3, W8-4
1	W8-5, W8-7, W8-8, W8-9, TS1-W7
1.5	W8-10, W8-11, W8-12, W8-13
2	W8-14, W8-15, W8-16, W8-17, W8-18

Reliability test under thermal cycling

W8-19, W8-29, W8-21, W8-22



Commercialization

- DOE customers
 - National Laboratories
 - Fermilab
 - Berkeley Lab
 - Facility for Rare Isotope Beams
 - Jefferson Lab
 - International Laboratories
 - CERN, Switzerland
 - DESY, Germany
- Seeking non-DOE customers
 - Have identified development partners
- Future development
 - Fundraising

Opportunity scouting


- Leveraging the high timing resolution and high spatial resolution platform for potential applications
- A solid-state, scalable detector for neutron radiography.
 - Planar fabrication technology
- b. High-resolution airborne tomographic LiDAR system
 - High-fidelity readout circuit receiver platform
 - Potential to enable centimeterscale resolution

SUMMARY & OUTLOOK



ASIC design

- Completed 3-tier reduced footprint designs
- TSV scheme optimized
- Integration scheme development
 - Demonstrated die-to-die and die-towafer integration scheme
 - DBI 50μm, conventional high-density bumps – 8μm pitch
 - Alignment accuracy 500nm
- Testing and validation
 - 100%-pixel bonding yield verified
 - Verified timing resolution ~36ps
- Outlook
 - Neutron irradiation study
 - Thermal cycling reliability
 - Opportunity scouting



Contact Us

586 Territorial Dr Ste A, Bolingbrook, IL 60440

- ssonde@epirinc.com
- (512) 905-9885
- https://www.linkedin.com/company/epir

Acknowledgement:

- Dr. Michelle Shinn
- Dr. Manouchehr Farkhondeh
- Fermilab team
- EPIR, Inc. team

Thank you.