



Novel Insulators in  
Silicon-on-Insulator Substrates to  
Improve Nuclear Physics Sensors and Circuits

July 29, 2025

# Intro to Caporus & NLP™


Silicon on Insulator for NP

Phase II Demonstration

## Nanoscale Lamellar Porosity™ (NLP™)



*Controls the electric field distribution within a porous ceramic or semiconductor structure*

1 - 10  $\mu\text{m}$



*Ceramic matrix (blue)  
Porous regions (green)*


*illustration*





*FIB image of material*



Large Scale Slurry Production




High-Volume  
Roll-to-Roll Manufacturing




Nanoscale Lamellar Porosity over  
Large Areas

*Slurry-based coating for R2R deposition of ceramic coating - No sintering required*



## Caporus' Proprietary Nanoscale Lamellar Porosity

- Structured porosity for electric field engineering
- *Layered structure → redistribution of electric fields*



**USPTO** issued July 2020  
**JPO** issued March 2022  
**CNIPA** issued June 2022  
**EPO** issued May 2025

Note: additional patents pending

(19) 国家知识产权局 (12) 发明专利

(10) 授权公告号 CN 113168932 B  
(45) 授权公告日 2022.06.07

人 凯文·安德鲁·奥康纳  
代理机构 深圳中一联合知识产权代理有限公司 44414  
代理人 王丽

(19) 日本国特許庁(JP) (12) 特許公報(B2)

(11) 特許番号  
特許第7026850号  
(P7026850)

(24) 登録日 令和4年2月17日(2022.2.17)

JP 7026850 B2 2022.2.28

(12) **United States Patent**  
**O'Connor**

(10) Patent No.: **US 10,726,995 B2**  
(45) Date of Patent: **Jul. 28, 2020**

(54) **DIELECTRIC STRUCTURES FOR ELECTRICAL INSULATION WITH VACUUM OR GAS**

(71) Applicant: **Kevin Andrew O'Connor**, Orland Park, IL (US)

(72) Inventor: **Kevin Andrew O'Connor**, Orland Park, IL (US)

(\*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: **16/576,438**

(22) Filed: **Sep. 19, 2019**

(65) **Prior Publication Data**  
US 2020/0090866 A1 Mar. 19, 2020

**Related U.S. Application Data**

(60) Provisional application No. 62/733,174, filed on Sep. 19, 2018.

(51) **Int. Cl.**  
**H01G 4/20** (2006.01)  
**H01G 4/10** (2006.01)  
**H01G 4/02** (2006.01)  
**H01B 3/16** (2006.01)

(52) **U.S. Cl.**  
CPC ..... **H01G 4/20** (2013.01); **H01B 3/16** (2013.01); **H01G 4/02** (2013.01); **H01G 4/10** (2013.01)

(58) **Field of Classification Search**  
CPC ..... **H01G 4/02**; **H01G 4/20**  
See application file for complete search history.

(56) **References Cited**  
**U.S. PATENT DOCUMENTS**  
9,870,875 B1 \* 1/2018 Phillips ..... **H01G 11/62**  
2004/0195693 A1 10/2004 Kloster et al.  
2008/0185728 A1 8/2008 Cleverger et al.  
2011/0017494 A1 1/2011 Asokan et al.

**OTHER PUBLICATIONS**  
International Search Report and Written Opinion for PCT/US19/151974 dated Dec. 18, 2019.  
\* cited by examiner

**ABSTRACT**  
A dielectric structure including solid dielectric regions incorporating a plurality of regions of vacuum or gas is provided. The dielectric constant of the regions of solid dielectrics can have a dielectric constant greater than 4. Each of the plurality of regions of vacuum or gas or the regions of solid dielectrics may be anisotropic with an aspect ratio of at least four. The smallest average dimension of a plurality of regions of vacuum or gas and/or solid dielectrics can have a length of less than 1 micron. The dielectric structure may have a higher electrical energy density in the regions of vacuum or gas than in the solid matrix. One or more electrodes of the capacitive structure can be coated with a solid insulating layer without an interface between a region of vacuum or gas and electrode.

**22 Claims, 29 Drawing Sheets**

請求項の数 22 (全37頁) 最終頁に続く

52111238  
オコナー、ケビン アンドリュー  
アメリカ合衆国、イリノイ州 60467、オーランド パーク、ストーンゲート  
レーン 14001  
100079108  
井理士 稲葉 良幸  
100109346  
井理士 大賀 敏史  
100117189  
井理士 江口 昭彦  
100134120  
井理士 内藤 和彦  
オコナー、ケビン アンドリュー  
アメリカ合衆国、イリノイ州 60467  
最終頁に続く

人 凯文·安德鲁·奥康纳  
代理机构 深圳中一联合知识产权代理有限公司 44414  
代理人 王丽

C1.  
3/16 (2006.01)  
3/56 (2006.01)  
17/36 (2006.01)

文件  
011017494 A1, 2011.01.27  
008185728 A1, 2008.08.07  
004195693 A1, 2004.10.07  
870875 B1, 2018.01.16  
996589 A, 2007.07.11

員 刘平

要求书2页 说明书22页 附图29页

European patent with the title Rule 71(3) EPC (EPO Form dated 8 June 2015, OJ EPO Contracting States).


FI FR GB GR HR HU IE IS IT NO RS SE SI SK SM TR

etin mentions the grant (Art. 17(2) EPC).

0 of 14.05.25.

to EPO postal service: 11.04.25 or 2

*Caporus is located near Fermilab and Argonne  
in Southwest Chicagoland*



*Caporus was previously embedded at Argonne through the Chain Reaction Innovations program. Operations are headquartered between Argonne and Fermilab.*

# Intro to Caporus & NLP™

## **Silicon on Insulator for NP**

### Phase II Demonstration

# Silicon on Insulator (SOI)

Commercial RF-SOI Substrate Structure




Image from SOITEC

SOI Advantages	SOI Disadvantages
Superior Single Event Upset Tolerance	Total Ionizing Dose Issues (Charge Effects)
Better Noise Isolation	Radiation Damage to BOX
Speed	Back-gate Effect due to Field Applied in Sensor
Density	Coupling of Charges in BOX and sensor

# Improved SOI for MAPS


- Reduce unwanted coupling between substrate and front-end electronics
  - Reduced back-gate effect
  - Improve sensitivity
  - Reduce noise
- Elimination of inversion layer effects
  - Enable depletion with applied electric field
  - Improve sensitivity
- Improved radiation hardness
  - Lower radiation cross-section
  - Reduced coupling decreases effects of trapped charges



SOIPIX – 2016 KEK Annual Report


# Early Development - Third-Party RF Testing

Third-Party testing has verified > 50 dBm reduction in 2<sup>nd</sup> and 3<sup>rd</sup> harmonic distortion through the addition of Caporus' porous materials.




## Demonstrated Performance with Lower Cost Substrates

Wafers Without (Blue) and With (Green) Caporus' Porous Layer



## Current State-of-the-Art High Resistivity, Trap-Rich Wafers



# Intro to Caporus & NLP™

Silicon on Insulator for NP

**Phase II Demonstration**

# Phase II Project Summary

- Priorities from Solicitation
  - Next generation of monolithic active pixel sensors (MAPS)
  - Radiation hardness (EIC luminosity of  $10^{33} - 10^{34} \text{ cm}^{-2}\text{s}^{-1}$ )
  - Apply E-field to substrate to fully deplete detection volume
- Proposed Technology
  - Implement MAPS on SOI
  - Improved single-event upset, better noise isolation, speed, and density compared to bulk process
  - Modified SOI with porous Si below BOX
    - Reduce capacitive coupling between Si layers (Lower  $\epsilon_{eff}$  and greater non-BOX thickness of porous Si)
    - Reduce trapped charge in BOX with modified substrate
    - Eliminate parasitic conduction layer at interface of BOX and bulk Si (Trap-rich)
- Phase II Demonstration
  1. Scale processes for radiation testing
  2. Etching processes for porous layer
  3. Design CMOS and test structures
  4. Fabricate test devices
  5. Test for radiation hardness
    - With and without proprietary modification
    - Before and after irradiation

# Phase II Resources

## Phase II Team


- Caporus Technologies
    - Kevin O'Connor (PI)
    - Nikki Chang
    - Karabi Mondal
    - Eric Acosta
    - Bill Fortino
    - Michael Boehme
  - Jim Cable (Consultant - SOI Development and Commercialization)
  - Francis Chapman (Consultant - Materials Development)
- 
- Subaward
    - Fermi National Accelerator Laboratory
      - Xiaoran Wang, Farah Fahim, Davide Braga (SOI – MAPS Design, Irradiation, Device Testing)

## Additional Resources

- Foley and Lardner (TABA)
  - IP: USPTO and PCT applications
  - Contracts: Commercial engagement – pilot and license
- External Facilities
  - Argonne Center for Nanoscale Materials (CNM)
  - UChicago Pritzker Nanofabrication Facility
  - Northwestern Medicine Proton Center
- Carl Traynor (Consultant - Commercialization)

## MOS Capacitor


- C-V sweep
  - Accumulation, depletion, and inversion
  - Identify flatband voltage, threshold voltage
- Measurements are sensitive to trapped charge in the oxide
- Shift in the C-V curve enables comparison of ionization radiation damage due to trapped charge accumulation



# Radiation Testing: MOS Capacitor


## SOI Dies

- 16 MOS capacitors per die
- Common proprietary modification for all 16 devices per die
  - 4 implementations of porosity across all dies
- Fabricated by Caporus




## Test Boards

- 1 SOI die per board
- Onboard multiplexer selects between 16 devices
- Single bias voltage per board
- Fabricated by Fermilab



# Radiation Testing: MOS Capacitor

Control Room




## Test Setup

- 12 test boards
  - 4 die variations
  - 3 bias voltages (0, 10, and 15 V)
- 192 total devices under test

## Measurement System


- Keysight B1500A
  - C-V sweep
  - 1 kHz – 5 MHz
- E5250A + E5252A
  - Select between the 12 boards

Test and measurement lead by Fermilab



## Testing at Northwestern Medicine Proton Center

- 175 MeV protons
- $1\text{E}9 \text{ p/cm}^2/\text{s}$
- Planned for 300 mins for 1 Mrad TID
- Completed first 60 mins ( $\sim 200 \text{ krad}$ ) before proton center staff cancelled remaining radiation
- Post-radiation electrical measurements pending



- Recommendations for radiation testing sources
  - Continued availability and suitability of the Northwestern Proton Center is unknown
  - Would testing with other radiation sources be more valuable to the NP community?
- Next steps
  - Complete measurements from 7/26 prototype irradiation
  - Conduct 2<sup>nd</sup> round of TID measurements (NCTE)

## Contact

PI: Kevin O'Connor  
oconnorka@caporus.com