UPDATE FROM ASCAC SUBCOMMITTEE ON FUTURE HIGH PERFORMANCE COMPUTING CAPABILITIES

Vivek Sarkar, Ph.D.
Georgia Institute of Technology
Subcommittee Chair

ASCAC Meeting, March 26, 2019
## Subcommittee Members

<table>
<thead>
<tr>
<th>Last name</th>
<th>First name</th>
<th>Affiliation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bergman(^1)</td>
<td>Keren</td>
<td>Columbia U.</td>
</tr>
<tr>
<td>Conte</td>
<td>Tom</td>
<td>Georgia Tech</td>
</tr>
<tr>
<td>Gara</td>
<td>Al</td>
<td>Intel</td>
</tr>
<tr>
<td>Gokhale</td>
<td>Maya</td>
<td>LLNL</td>
</tr>
<tr>
<td>Heroux</td>
<td>Mike</td>
<td>Sandia</td>
</tr>
<tr>
<td>Kogge</td>
<td>Peter</td>
<td>Notre Dame</td>
</tr>
<tr>
<td>Lucas</td>
<td>Bob</td>
<td>ISI</td>
</tr>
<tr>
<td>Matsuoka(^1)</td>
<td>Satoshi</td>
<td>Tokyo Tech</td>
</tr>
<tr>
<td>Sarkar(^1,2)</td>
<td>Vivek</td>
<td>Georgia Tech</td>
</tr>
<tr>
<td>Temam</td>
<td>Olivier</td>
<td>Google</td>
</tr>
</tbody>
</table>

\(^1\) ASCAC member, \(^2\) Subcommittee chair
Outline

1. **Background & Interpretation of Charge**
2. New Developments since Dec 2017
3. Findings
4. Recommendations & Closing Thoughts
As you know, physical limitations are forcing an end to “Moore’s Law” … we must prepare for the significant changes ahead without wavering from our commitment to deliver exascale capability.
By this letter, I am charging the ASCAC to form a subcommittee to review opportunities and challenges for future high performance computing capabilities. Specifically, we are looking for input from the community to determine areas of research and emerging technologies that need to be given priority.
Technology Scaling Trends
(running out of steam on every front!)

Figure courtesy of Kunle Olukotun, Lance Hammond, Herb Sutter, and Burton Smith
End of Moore’s Law is approaching

A slow tapering off --- feature sizes will continue to diminish until 1nm in 2033, with monolithic 3D transistors expected from 2024 onwards

Table MM01 - More Moore - Logic Core Device Technology Roadmap

<table>
<thead>
<tr>
<th>YEAR OF PRODUCTION</th>
<th>2017</th>
<th>2019</th>
<th>2021</th>
<th>2024</th>
<th>2027</th>
<th>2030</th>
<th>2033</th>
</tr>
</thead>
<tbody>
<tr>
<td>Logic industry &quot;Node Range&quot; Labeling (nm)</td>
<td>10&quot;</td>
<td>7&quot;</td>
<td>5&quot;</td>
<td>3&quot;</td>
<td>2.1&quot;</td>
<td>1.5&quot;</td>
<td>1.0&quot;</td>
</tr>
<tr>
<td>IDM-Foundry node labeling</td>
<td>10:4:7</td>
<td>7:6:5</td>
<td>5:4:3</td>
<td>3:2:1</td>
<td>2:1:1.5</td>
<td>1:5:1.0</td>
<td>1:0:4:0.7</td>
</tr>
<tr>
<td>Logic device structure options</td>
<td>finFET</td>
<td>finFET</td>
<td>LGAA</td>
<td>LGAA</td>
<td>VGAA</td>
<td>VGAA</td>
<td>VGAA</td>
</tr>
<tr>
<td>Logic device mainstream device</td>
<td>finFET</td>
<td>finFET</td>
<td>LGAA</td>
<td>LGAA</td>
<td>VGAA</td>
<td>VGAA</td>
<td>VGAA</td>
</tr>
<tr>
<td>Logic device technology naming</td>
<td>FDSOI</td>
<td>LGAA</td>
<td>VGAA</td>
<td>VGAA</td>
<td>M3D</td>
<td>M3D</td>
<td>M3D</td>
</tr>
<tr>
<td>Pattern technology inflection for Mx interconnect</td>
<td>193i</td>
<td>193i, EUV</td>
<td>193i, EUV</td>
<td>193i, EUV</td>
<td>193i, EUV</td>
<td>193i, EUV</td>
<td>193i, EUV</td>
</tr>
<tr>
<td>Channel material technology inflection</td>
<td>Si</td>
<td>SiGe25%</td>
<td>SiGe50%</td>
<td>Ge, IIIV (TFET)</td>
<td>Ge, IIIV (TFET)</td>
<td>Ge, IIIV (TFET)</td>
<td>Ge, IIIV (TFET)</td>
</tr>
<tr>
<td>Process technology inflection</td>
<td>Conformal deposition</td>
<td>Conformal Doping, Contact</td>
<td>Channel, RMG</td>
<td>CFET</td>
<td>Seq. 3D</td>
<td>Seq. 3D</td>
<td>Seq. 3D</td>
</tr>
<tr>
<td>Stacking generation</td>
<td>2D</td>
<td>2D</td>
<td>2D</td>
<td>3D: W2W or D2W</td>
<td>3D: P-over-N</td>
<td>3D: SRAM-on-Logic</td>
<td>3D: Logic-on-Logic, Hetero</td>
</tr>
<tr>
<td>Design-technology scaling factor for standard cell</td>
<td>-</td>
<td>1.11</td>
<td>2.00</td>
<td>1.13</td>
<td>0.53</td>
<td>1.00</td>
<td>1.00</td>
</tr>
<tr>
<td>Design-technology scaling factor for SRAM (111) bitcell</td>
<td>1.00</td>
<td>1.00</td>
<td>1.00</td>
<td>1.00</td>
<td>1.25</td>
<td>1.00</td>
<td>1.00</td>
</tr>
<tr>
<td>Number of stacked devices in one tier</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>3</td>
<td>4</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Tier stacking scaling factor for SoC</td>
<td>1.00</td>
<td>1.00</td>
<td>1.00</td>
<td>1.00</td>
<td>1.80</td>
<td>1.80</td>
<td>1.80</td>
</tr>
<tr>
<td>Vdd (V)</td>
<td>0.75</td>
<td>0.70</td>
<td>0.65</td>
<td>0.60</td>
<td>0.50</td>
<td>0.45</td>
<td>0.40</td>
</tr>
<tr>
<td>Physical gate length for HP Logic (nm)</td>
<td>20.00</td>
<td>18.00</td>
<td>14.00</td>
<td>12.00</td>
<td>10.00</td>
<td>10.00</td>
<td>10.00</td>
</tr>
<tr>
<td>SoC footprint scaling node-to-node - 50% digital, 35% SRAM, 15% analog+IO</td>
<td>-</td>
<td>64.9%</td>
<td>51.3%</td>
<td>64.3%</td>
<td>64.2%</td>
<td>50.9%</td>
<td>50.7%</td>
</tr>
</tbody>
</table>

Source: IEEE IRDS 2017 Edition
Interpreting the Charge: Timeframe

- The charge did not specify a timeframe for the subcommittee to focus on ...

- ... however, it is clear that the charge refers to the post-exascale (2020’s) and post-Moore (2030’s and beyond) timeframes

- The subcommittee concluded that it was appropriate to focus on different timeframes for different technologies, when identifying potential areas of exploratory research needed to support the Science mission.
Levels of Disruption in Post-Exascale and Post-Moore eras

At the far right (level 4) are non-von Neumann architectures, which completely disrupt all stack levels, from device to algorithm.

At the least disruptive end (level 1) are more “Moore” approaches, such as new transistor technology and 3D circuits, which affect only the device and logic levels.

Hidden changes are those of which the programmer is unaware.

Our subcommittee is focusing on level 3 & 4 approaches.

Future HPC technologies considered by our subcommittee

- **Post-Exascale (2020’s)**
  - Reconfigurable logic
  - Memory-centric processing
  - Silicon photonics
- **Post-Moore (2030’s)**
  - Neuromorphic computing
  - Quantum computing
  - Analog computing
- **Common theme:** extreme heterogeneity with continued use of digital computing as foundation
Community investigation of future technologies

- Several recent DOE workshops and reports have focused on future HPC technologies
Report Outline

1 Executive Summary

2 Background
2.1 Moore’s Law and Current Technology Roadmaps ........................................... 4
2.2 Levels of Disruption in Post-Moore era ......................................................... 6
2.3 National Landscape for Post-Moore Computing ........................................... 7
2.4 International Landscape for Post-Moore Computing ................................. 8
2.5 Interpretation of Charge ............................................................................. 8

3 Application lessons learned from past HPC Technology Transitions ....... 9
3.1 Background ......................................................................................... 9
3.2 Vector-MPP Transition ........................................................................... 9
3.3 Terascale-Petascale Transition ............................................................... 10
3.4 Petascale-Exascale Transition ............................................................... 11
3.5 Lessons Learned .................................................................................. 11
3.6 Assessing Application Readiness ........................................................... 12
3.7 Next Steps ......................................................................................... 12

4 Future HPC Technologies: Opportunities and Challenges .................. 15
4.1 Reconfigurable Logic ......................................................................... 15
4.2 Memory-Centric Processing ................................................................. 17
4.3 Silicon Photonics .................................................................................. 21
4.4 Neuromorphic Computing ................................................................. 24
4.5 Quantum Computing .......................................................................... 26
4.6 Analog Computing .............................................................................. 28
4.7 Application Challenges ....................................................................... 30
4.8 Open Platforms ................................................................................... 31
5 Findings

5.1 Need for clarity in future HPC roadmap for science applications .......................... 32
5.2 Extreme heterogeneity with new computing paradigms will be a common theme in
future HPC technologies ....................................................................................... 32
5.3 Need to prepare applications and system software for extreme heterogeneity .......... 33
5.4 Need for early testbeds for future HPC technologies ............................................ 33
5.5 Open hardware is a growing trend in future platforms ........................................ 33
5.6 Synergies between HPC and mainstream computing .......................................... 34

6 Recommendations

6.1 Office of Science’s Role in Future HPC Technologies .......................................... 35
6.2 Investing in Readiness of Science Applications for post-Moore era ...................... 35
6.3 Investing in Research related to Platforms with Open Hardware interfaces and com-
ponents ................................................................................................................. 36
6.4 Investing in Research related to System Software ................................................. 37
6.5 Early Testbeds in DOE Computing Facilities ...................................................... 37
6.6 Recruiting, Growing and Retaining Talent for the post-Moore era ...................... 38

7 Conclusions ........................................................................................................ 39

A Charge to Subcommittee ....................................................................................... 40
B Subcommittee Members ...................................................................................... 41
C Bibliography ........................................................................................................ 42
“While the subcommittee appreciated the timeliness of the charge, we acknowledge that a single study cannot provide a comprehensive answer to identifying research opportunities and challenges for future HPC capabilities in the post-exascale and post-Moores timeframes, which span multiple decades, and trust that there will be follow-on studies to elaborate further on these challenges and opportunities as details of emerging HPC technologies become clearer in the coming years.”
Outline

1. Background & Interpretation of Charge
2. New Developments since Dec 2017
3. Findings
4. Recommendations & Closing Thoughts
ASCR Extreme Heterogeneity Workshop

January 23-25, 2018 Virtual Meeting

- POC: Lucy Nowell (Lucy.Nowell@science.doe.gov)
- Goal: Identify Priority Research Directions for Computer Science needed to make future supercomputers usable, useful and secure for science applications in the 2025-2040 timeframe
- Primary focus on the software stack and programming models/environments/tools.
- 150+ participants: DOE Labs, academia, & industry
- Observers from DOE and other federal agencies
- Factual Status Document (FSD)
- White papers solicited (106 received!) to contribute to the FSD, identify potential participants, and help refine the agenda
  - Draft Priority Research Directions delivered to ASCR AD Barb Helland on 3/5/18.
  - Report due early May 2018


What Do We Mean by Extreme Heterogeneity?

- Exponentially Increasing Parallelism (central challenge for ECP, but will be even worse)
  - Trend: End of exponential clock frequency scaling (end of Dennard scaling)
  - Consequence: Exponentially increasing parallelism
- End of Lithography as Primary Driver for Technology Improvements
  - Trend: Tapering of lithography Scaling
  - Consequence: Many forms of heterogeneous acceleration (not just GPGPUs anymore)
- Data Movement Heterogeneity and Increasingly Hierarchical Machine Model
  - Trend: Moving data operands costs more than computation performed on them
  - Consequence: More heterogeneity in data movement performance and energy cost
- Performance Heterogeneity
  - Trend: Heterogeneous execution rates from contention and aggressive power management
  - Consequence: Extreme variability and heterogeneity in execution rates
- Diversity of Emerging Memory and Storage Technologies
  - Trend: Emerging memory technologies and stall in disk performance improvements
  - Consequence: Disruptive changes to our storage environment
- Increasingly Diverse User Requirements
  - Trend: Diverse and Complex and heterogeneous scientific workflows
  - Consequence: Complex mapping of heterogeneous workflows on heterogeneous systems.

Source: “ASCR Workshop on Extreme Heterogeneity January 23-25, 2018”, Lucy Nowell, ASCAC meeting, April, 2018
The microelectronics community is facing an array of long foreseen obstacles to Moore’s Law, the transistor scaling that has allowed for 50 years of rapid progress in electronics. Current economic, geopolitical, and physics-based complications make the future of the electronics industry uniquely interesting at this moment. To jump-start innovation in the field, DARPA announced in June 2017 that it would coalesce a broad series of programs into the Electronics Resurgence Initiative (ERI). ERI, which received an additional $75 million allocation in the FY18 budget, calls for innovative new approaches to Microsystems materials, designs, and architectures. Underscoring the importance of the initiative, the President’s budget for FY19 includes continued annual investments of $300 million over the next five years for ERI’s research efforts—potentially upwards of $1.5 billion over the initiative’s lifetime.
DARPA ERI Programs and Workshops,

**Programs**

**Workshops**
- Hardware for Next-Generation Artificial Intelligence (AI) Workshop
- Hardware Security Workshop
- Hardware Emulation Workshop
- Integrated Photonics Workshop
Principles of co-design underpin all five priority research directions (PRDs)

- Algorithms and programming paradigms
- System architecture design and modeling
- Interconnects and component integration
- Devices and circuits
- Physics of logic, memory, and transport
- Fundamental materials science and chemistry
PRD 4: Redefine computing by leveraging unexploited physical phenomena

Finding and understanding physical phenomena that can express computation
New ways of reasoning about computation
Leveraging physical processes to compute (“analogous computing”)
NvN Optimizers, both continuous and integer
Artificial Neural Networks

Algorithm
Language
API
Architecture
ISA
Microarchitecture
FU
logic
device

LEGEND: No Disruption

“More Moore”
Level 1
2
3
4
Total Disruption
Architectural changes
Hidden changes
Non von Neumann computing

National Quantum Initiative

- National Quantum Initiative Act – Public Law 115-368, signed by President Trump 12/21/2018
- Established National Quantum Coordination Office and through the National Science and Technology Council a Subcommittee on Quantum Information Science
- DOE roles
  - Provide support for National Quantum Coordination Office
  - Serve as co-chair on QIS Subcommittee
  - Leverage the collective body of knowledge from existing quantum information science research
  - Provide research and training for additional undergraduate and student students in QIS
  - Establish at least 2 but no more than 5 National Quantum Information Science Research Centers.

Accelerating America’s Leadership in Artificial Intelligence

February 11, 2019 | 4 minute read

“Continued American leadership in Artificial Intelligence is of paramount importance to maintaining the economic and national security of the United States.”

President Donald J. Trump

Source: https://www.whitehouse.gov/articles/accelerating-americas-leadership-in-artificial-intelligence/
1. Background & Interpretation of Charge
2. New Developments since Dec 2017
3. Findings
4. Recommendations & Closing Thoughts
Caveat #2 from subcommittee

“We provide a summary of six major technologies (Sections 4.1 – 4.6) that the subcommittee felt were most representative of the trends expected in future HPC systems, based on our current knowledge. While there are some natural omissions in this list (e.g., application-specific computers like Anton 2, 3D chips or 3D stacks of chips, or computing with carbon nanotube transistors), our belief is that the general findings and recommendations that were derived from studying these six technologies will apply to other future HPC technologies as well.”
Finding 1: Lack of clarity in future HPC roadmap → Science will need to prepare for a *period of uncertainty and exploration* in future HPC technologies and computing paradigms

- Significant attention on post-Moore computing from multiple agencies, but lack of clarity as to what the future HPC roadmap should be for Science
- Science will need to prepare for a period of uncertainty and exploration in future HPC technologies and computing paradigms, which will be more disruptive than the Vector→MPP transition
- Due to this uncertainty, there is a need to adopt agile strategy and planning processes so as to better adapt to future HPC technology transitions
Finding 2: Extreme heterogeneity emerging as a common theme

Finding 2: Extreme heterogeneity with new computing paradigms will be a common theme in future HPC technologies

• There is a great diversity in the technologies that are expected in the post-exascale and post-Moore eras, appropriately termed “extreme heterogeneity” in an upcoming ASCR workshop and related discussions

• Value in focusing on extreme heterogeneity with digital computing foundations as a common theme in future HPC technologies

• Within this theme, there are compelling research challenges in moving point solutions forward (e.g., neuromorphic computing, quantum computing) so that they can be integrated in future platforms with extreme heterogeneity
Finding 3: Need to prepare for extreme heterogeneity

Finding 3: Need to prepare applications and system software for extreme heterogeneity

• We are rapidly approaching a period of significant redesign and reimplementation of applications that is expected to surpass the Vector→MPP transition
• Scientific teams will need to prepare for a phase when they are both using their old codes to obtain science results while also developing new application frameworks based on the new applied math and computer science research.
Finding 4: Need for early testbeds

Finding 4: Need for early testbeds for future HPC technologies

- There is a need for building and supporting early testbeds for future HPC technologies that are broadly accessible to the DOE community, so as to enable exploration of these technologies through new implementations of science applications (proxy and full)
- There are multiple instances of individual research groups at DOE laboratories creating early testbeds, but administration of testbeds by research groups is necessarily ad hoc and lacks the support for broad accessibility that is provided by DOE computing facilities
Finding 5: Increasing Role of Open Interfaces and Open Hardware Components

Finding 5: Open hardware is a growing trend in future platforms

• With extreme heterogeneity, there is a growing trend towards building hardware with open interfaces so as to integrate components from different hardware providers.
• There is also a growing interest in building open source hardware components through recent movements such as the RISC-V foundation.
• The presence of open interfaces and open source hardware components focuses, rather than restricts, the role of proprietary hardware innovation.
Finding 6: Synergies with mainstream computing

Finding 6: Synergies between HPC and mainstream computing

- There are notable synergies between future HPC and mainstream computing requirements, e.g., there is already a growing commercial use of reconfigurable logic in mainstream platforms.
- In addition, synergies will be leveraged in the area of data-intensive applications and data analytics, e.g., use of neuromorphic computing and accelerators for deep learning.
- As observed in a past ASCAC study, there are also notable synergies between the data-intensive computing and high-performance computing capabilities needed for science applications.
Outline

1. Background & Interpretation of Charge
2. New Developments since Dec 2017
3. Findings
4. Recommendations & Closing Thoughts
Recommendation 1: The DOE Office of Science should play a leadership role in developing a post-exascale and post-Moore strategy/roadmap/plan, at both the national and international levels, for HPC as a continued enabler for advancing Science.

- Focus on the needs of science applications (some may be synergistic with vendor priorities, and some may not)
- Raise public awareness of upcoming post-Moore challenges (as we did for exascale)
- Engagement with existing technology roadmap efforts (e.g., IRDS) can play a key role in defining DOE’s HPC roadmap
- International competitiveness dictates that DOE Office of Science continue its focus on ensuring USA’s continued worldwide leadership in high performance computing.

Recommendation 2: DOE should invest in preparing for readiness of science applications for new computing paradigms in the post-Moore era, as well as related exploratory research in Applied Math and Algorithms

- In partnership with other science programs (as in SciDAC), to ensure that sufficient investment is made with adequate lead time to prepare science applications for the post-exascale and post-Moore eras
- With clear methodology for making migration vs. rewrite decisions for different applications in different timeframes, as new technologies become ready for production use
- While balancing the criticality of both delivering exascale capability and exploring new computing paradigms for the future.
- Including investment in applied math and algorithms research (e.g., exploring new models of computer arithmetic) that is tightly coupled with application development for new computation and data models
Recommendation 3: DOE should invest in exploratory research to help foster an ecosystem with open hardware interfaces and components as part of the future HPC technology roadmap

- Future hardware will require more innovation and agility in hardware design than in past decades, and an open platform approach will help foster this innovation while also mitigating risks associated with selecting a single vendor for hardware acquisition.
- Trend towards extreme heterogeneity in post-exascale and post-Moore computing reinforces the importance of integrating hardware components developed by different hardware providers.
- Exploratory research investment is necessary because new approaches are needed to ensure that leadership-class HPC hardware can be built for future science applications by tightly integrating the best technologies from different hardware providers (proprietary or open source).
Recommendation 4: Investing in Exploratory Research related to System Software

Recommendation 4: DOE should invest in exploratory research to advance system software technologies for post-exascale and post-Moore computing

- Past DOE investments have helped ensure a successful history of using advances in system software to reduce time and cost for developing and deploying production applications on leadership HPC systems
- Current system software stack is built on technology foundations that are more than two decades old, and are ill-prepared for new computing paradigms anticipated in post-exascale and post-Moore computing
- Combination of open hardware research and system software research will enable software/hardware co-design to occur with the agility needed for post-exascale and post-Moore computing
- System software has a long history of reducing the impact of hardware disruptions on application software, and this role will be even more important in the future
Recommendation 5: Facilities should prepare users for post-Moore computing

Recommendation 5: DOE computing facilities should prepare users for post-Moore computing by providing and supporting early access to testbeds and small-scale systems

- Includes acquiring testbeds and small-scale systems that are exemplars of future HPC systems, and investing in personnel who are qualified to provide support and training
  - Exploratory research investments in Recommendations 2, 3, 4 will help create a community of researchers that can assist computing facilities staff in training activities related to these early testbeds.
- Will require building relationships with new hardware providers who are exploring new post-Moore technologies
- Will need to extend beyond system support, and also include training, workshops, and fostering of user groups for different systems.
- Without distracting from exascale commitments!
Recommendation 6: Recruiting, Growing and Retaining Talent for the post-Moore era

Recommendation 6: DOE labs should recruit and grow workforce members who can innovate in all aspects of mapping applications onto emerging post-exascale and post-Moore hardware

- Recruiting and retention challenges in computing-related areas have been documented in past studies
- New opportunities to recruit talent who are passionate about exploratory research with cutting-edge technologies
- Prioritization of future HPC in all avenues related to recruiting, growth and retention of top talent, including CSGF fellowships, postdoctoral appointments, LDRD-funded projects, awards, and other forms of recognition
- Engage with interested and qualified faculty in academia through sabbaticals and other channels
Leadership beyond exascale

• While DOE’s commitment to deliver exascale capabilities is of paramount importance, we believe that it is essential for DOE ASCR to also fund exploratory research that looks beyond the Exascale Computing Project (ECP) time horizon.

• ECP focus has dampened recent efforts to explore new paradigms for post-exascale and post-Moore computing, and this dampening is in danger of intensifying due to increased pressure on the ECP delivery schedule.

• Balancing the criticality of delivering production applications with research that explores new computing paradigms has been a successful strategy for past technology transitions (e.g., Vector → MPP); continuing such a strategy for post-exascale and post-Moore computing will ensure our nation’s continued leadership in future HPC.
Exploratory research investments are needed, but there have been challenges in funding exploratory research (our “seed corn”).

Example: CS research programs related to Future Computing (estimates based on target funding $’s in solicitations, source: ASCAC presentation on X-Stack program, Sep’16)
Summary

- Wide range of technologies for future high performance computing capabilities in different timeframes.
- Extreme heterogeneity with digital computing foundations will be a common theme in future HPC.
- There has been a loss in momentum in funding and sustaining an exploratory research pipeline in the applied math and computer science areas for future HPC, which should be corrected as soon as possible.
- Applications will need to be agile in evaluating and adopting technologies that are most promising for their domain, as well as in making “migrate vs. rewrite” decisions.
- Office of Science can play a leadership role in developing a post-exascale and post-Moore roadmap for Science on HPC, without distracting from exascale commitments.
BACKUP SLIDES START HERE
Reconfigurable Logic

Approach:
• For best performance, FPGA kernels are written in Hardware Description Languages (HDLs), which requires significant hardware expertise and development effort
• High Level Synthesis (HLS) of C, C++, or OpenCL continues to improve, but, unlike the use of HDL, HLS performance gain is often comparable to that of GPUs

Current & Future Promise:
• Improved energy efficiency & memory bandwidth utilization relative to CPUs/GPUs

Motivating Applications:
• Bioinformatics, signal processing, image processing, network packet processing
• Early adoption in data analysis and in-transit processing areas: use of FPGAs to compress, clean, filter data streams generated by scientific instruments

Timeframe:
• FPGA accelerators are already available now (even as cloud services!), and closer integration of CPU with reconfigurable logic is expected in 2-5 years

Research challenges:
• Lack of design tools that simplify application development remains a major obstacle, as does compile cycles (synthesis, map, place, route) that can take hours to days
FPGAs now available as Amazon EC2 F1 instances

Source: https://aws.amazon.com/ec2/instance-types/f1/
Memory-Centric Processing

Approach:
- Memory-Centric Processing places computation closer to memory than conventional cores. These approaches are being explored at the in situ, sense amps, memory bank, on-memory, and near-memory levels.

Current & Future Promise:
- Reduce memory bandwidth bottlenecks by performing lightweight specialized operations close to memory. Additional benefits include reduced latency, reduced energy of transport, faster atomic operations, and higher levels of concurrency.

Motivating applications:
- Applications with memory-centric streaming operations, e.g., encryption/decryption, search, big data, big graphs, deep learning

Timeframe:
- Above approaches demonstrated at the research level. Near-Memory Processing appears to be the most viable for the next level, due to its synergy with 3D stacking.

Research challenges:
- How to maintain some level of coherence/consistency across data copies, how to support remote computations and a global address space, how to recognize completion of asynchronous operations, how to handle cases where data from separate memories need to be combined.
Range of Approaches for Memory-Centric Processing

- In-Cell
- In-Situ
- On-Memory
- In-Memory
- Near-Memory
- Separate CPU-Memory

Data Movement Energy

Memory Bandwidth

ASCAC
Silicon Photonics

- Silicon Photonics has emerged as platform for large scale integration of complex electronic-photonic ICs
- Enabling system scale CMOS-photonics
- AIM Photonics - Integrated Photonics Manufacturing Institute – state-of-art US facility (Albany) with 300mm tools for fabrication, 3D stacking with CMOS
- Research challenges:
  - Bridging photonics with computing systems
  - Physical layer/control/programmability
  - New computation models and architectures
Example future direction for Photonics: Optical Neural Networks

Deep learning with coherent nanophotonic circuits

Yichen Shen¹‡, Nicholas C. Harris¹‡, Scott Skirlo¹, Mihika Prabhu¹, Tom Baehr-Jones², Michael Hochberg², Xin Sun³, Shijie Zhao⁴, Hugo Larochelle⁵, Dirk Englund¹ and Marin Soljačić¹

Figure 1 | General architecture of the ONN. a, General artificial neural network architecture composed of an input layer, a number of hidden layers and an output layer. b, Decomposition of the general neural network into individual layers. c, Optical interference and nonlinearity units that compose each layer of the artificial neural network. d, Proposal for an all-optical, fully integrated neural network.

\[ Z^{(0)} = W_{ij}X \]

\[ h^{(0)} = f(Z^{(0)}) \]

\[ Y = W_{mn}h^{(0)} \]

[Diagram showing layers and connections]
Neuromorphic Computing

Approach:
- Emulate the behavior of a subset of the brain, e.g., via algorithms that simulate spiking neurons and can be used as modeling tools by neuroscientists.
- Use artificial neural networks to achieve brain-like functionality, such as object or speech recognition, e.g., via deep neural networks.

Current & future promise:
- Initial excitement in the 1950s with the Perceptron, followed by Multi-Layer Perceptrons in the 1980s/1990s. However, these were outperformed by running algorithms such as Support Vector Machines (SVMs) on stock hardware from those periods.
- Current hardware (notably GPUs) has made it possible for Deep Neural Networks to achieve human-level performance for non-trivial tasks such as object recognition & speech recognition.

Motivating applications:
- Modeling tools for neuroscientists, deep learning for science, numerous commercial applications

Timeframe:
- Current implementations include Google’s TPUs and IBM’s True North hardware, as well as efficient implementations of DNNs in GPUs and FPGAs.
- Many companies are expected to propose and develop ASICs with efficient support for neuromorphic computing for use in data centers and embedded platforms (e.g., self-driving cars).

Research challenges:
- Modeling the human brain, expand use of neuromorphic computing in new applications
Neuromorphic Computing is already receiving attention in DOE activities.

Figure 1. Comparison of high-level conventional and neuromorphic computer architectures. The so-called "von Neumann bottleneck" is the data path between the CPU and the memory unit. In contrast, a neural network-based architecture combines synapses and neurons into a fine-grained distributed structure that scales both memory (synapse) and compute (soma) elements as the systems increase in scale and capability, thus avoiding the bottleneck between computing and memory.

Figure source: “Report of a Roundtable Convened to Consider Neuromorphic Computing Basic Research Needs”, October 2015, Gaithersburg, MD
Quantum Computing

Approach:
- Exploit quantum-mechanical nature of specific physical phenomena to provide advantages relative to classical computing. Whereas N digital bits encode one N-bit state, N entangled quantum bits (qubits) can encode $2^N$ possible N-bit states upon which operations can be simultaneously applied.

Current & future promise:
- Theoretical quantum algorithms have been discovered for multiple scientific problems of interest to DOE. These range from problems in chemistry and physics, to data analysis and machine learning, and to fundamental mathematical operations. However, without the existence of suitable quantum computers, they cannot yet be exploited to accelerate time to scientific discovery.
- Prototypes of small quantum systems, be they specialized annealing devices, or even general purpose computers, are beginning to appear (D-Wave, IBM, etc.).

Motivating applications:
- Quantum computing was originally conceived of as a way to use quantum mechanical phenomenon to solve problems in modeling other quantum mechanical properties of materials. The range of potential applications for which quantum computing offers advantages relative to classical computing has since expanded, including factoring composite integers (Shor), search (Grover), and optimization (quantum annealing).

Timeframe:
- Quantum computing today is still itself an object of research, and not yet a tool that is ready to be applied for broader scientific discovery. Since the advent of Shor’s algorithm, there has been substantial investment in quantum computing worldwide, first by governments, and more recently, commercial interests.

Research challenges:
- Development of quantum computing at larger scales where they will offer true computational advantage relative to classical machines.
- Development of programming approaches to make use of quantum computing more broadly accessible.
Quantum Computing is also receiving a lot of attention in DOE activities.

Figure source: presentation on “Advanced Scientific Computing Research”, Barbara Helland, ASCAC meeting, Sep 2017. Also included updates on “Quantum Algorithm Teams (QATs)” and “Quantum Testbed Pathfinder” programs.
Analog Computing

Approach:
• Mapping dynamical systems to analogous systems, where the latter is typically electronic, optical or electro-chemical systems.
• Exploit dynamical systems that have similar physics relationships to the system being simulated/modelled.

Current & future promise:
• Improved computational efficiency vs. traditional digital simulation/search. In some cases, orders of magnitude lower power than digital approaches.

Motivating applications:
• Physical system simulation, solving differential equations, near-optimal search (annealing).

Timeframe:
• Analog computing has a long history, but the success of digital computing has pushed it to the sidelines. New investments coupled with device/dynamical-process modeling has strong potential in a 10 year timeframe.

Research challenges:
• Increased bit precision of computation as a function of SNR, algorithm design for limited precision, software foundations for hybrid digital-analog computing