FPGAs for Supercomputing: The Why and How

Hal Finkel² (hfinkel@anl.gov), Kazutomo Yoshii¹, and Franck Cappello¹



Outline

- Why are FPGAs interesting?
- Can FPGAs competitively accelerate traditional HPC workloads?
- Challenges and potential solutions to FPGA programming.



For some things, FPGAs are **really** good!



bioinformatics

Fig. 9. Speed up of FHAST compared to BOWTIE for exact matches, one and two mismatches.

http://escholarship.org/uc/item/35x310n6

For some things, FPGAs are **really** good!

machine learning and neural networks

FPGA is faster than both the CPU and GPU, 10x more power efficient, and a much higher percentage of peak!

10

8 6

2

Argonne Leadership Computing Facility Xeon CPU



performance with no batching.

http://ieeexplore.ieee.org/abstract/document/7577314/

Parallelism Triumphs As We Head Toward Exascale



System performance from parallelism

Argonne Leadership

http://www.socforhpc.org/wp-content/uploads/2015/06/SBorkar-SoC-WS-DAC-June-7-2015-v1.pptx

(Maybe) It's All About the Power...

Operation	Energy (pJ)
64-bit integer operation	1
64-bit floating-point operation	20
256 bit on-die SRAM access	50
256 bit bus transfer (short)	26
256 bit bus transfer (1/2 die)	256
Off-die link (efficient)	500
256 bit bus transfer (across die)	1,000
DRAM read/write (512 bits)	<u>16,000</u>
HDD read/write	O(10 ⁶)

Do FPGA's perform less data movement per computation?

Courtesy Greg Asfalk (HPE) and Bill Dally (NVIDIA)

Argonne Leadership Computing Facility http://science.energy.gov/~/media/ascr/ascac/pdf/meetings/201604/McCormick-ASCAC.pdf



Interconnect energy (per mm) reduces slower than compute **On-die data movement energy will start to dominate**

http://www.socforhpc.org/wp-content/uploads/2015/06/SBorkar-SoC-WS-DAC-June-7-2015-v1.pptx

To Decrease Energy, Move Data Less!

On-die Data Movement vs Compute

Company	Current	2016	2017	2018	2019	2020
Global Foundries	16.6nm	NA	NA	8.2nm	NA	NA
Intel	13.4nm	NA	9.5nm	NA	NA	6.7nm
Samsung	16.6nm	12.0nm	NA	8.4nm	NA	NA
TSMC	18.3nm	11.3nm	8.2nm	NA	5.4nm	NA

Compute vs. Movement – Changes Afoot



http://iwcse.phys.ntu.edu.tw/plenary/HorstSimon_IWCSE2013.pdf

FPGAs vs. CPUs

CPU Superscalar: Concept



FPGA



http://evergreen.loyola.edu/dhhoe/www/HoeResearchFPGA.htm

H.C. TD5102

http://www.ics.ele.tue.nl/~heco/courses/EmbSystems/adv-architectures.ppt

42

Where Does the Power Go (CPU)?



See also: https://www.microsoft.com/en-us/research/wp-content/uploads/2016/02/tr-2008-130.pdf

Modern FPGAs: DSP Blocks and Block RAM





Design mapped (Place & Route)

Modern FPGA: lots of hard, not-field-programmable gates

Intel Stratix 10 will have up to:

- 5760 DSP Blocks = 9.2 SP TFLOPS
- 11721 20Kb Block RAMs = 28MB
- 64-bit 4-core ARM @ 1.5 GHz

https://www.altera.com/products/fpga/stratix-series/stratix-10/features.html

Argonne Leadership Computing Facility http://yosefk.com/blog/category/hardware

A tree-like FPGA pipeline for N=8: v[i] is fed from left, previous elements shifted to the right, 8 values multiplied by f0 ... f7 simultaneously, summation done in a tree of depth log(N)

+

ASP

slice

slice

sun

DŠP

slice

DSF slice slice

sum

sum



- http://wccftech.com/massive-intel-xeon-e5-xeon-e7-skylake-purley-biggest-advancement-nehalem/ Taking 165 W max range
- http://cgo.org/cgo2016/wp-content/uploads/2016/04/sodani-slides.pdf
- http://www.xilinx.com/applications/high-performance-computing.html Ultrascale+ figure inferred by a 33% performance increase (from Hotchips presentation)
- https://devblogs.nvidia.com/parallelforall/inside-pascal/
- https://www.altera.com/products/fpga/stratix-series/stratix-10/features.html



- http://www.tomshardware.com/reviews/intel-core-i7-5960x-haswell-e-cpu,3918-13.html
- https://hal.inria.fr/hal-00686006v2/document

Argonne Leadership Computing Facility

http://www.eecg.toronto.edu/~davor/papers/capalija_fpl2014_slides.pdf - Tile approach yields 75% of peak clock rate on full device

Conclusion: FPGAs are a competitive HPC accelerator technology by 2017!

GFLOPS/device (Single Precision)



- https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/pt/stratix-10-product-table.pdf Largest variant with all DSPs doing FMAs @ the 800 MHz max
- http://www.xilinx.com/support/documentation/ip_documentation/ru/floating-point.html
- http://www.xilinx.com/support/documentation/selection-guides/ultrascale-plus-fpga-product-selection-guide.pdf LUTs, not DSPs, are the limiting resource filling device with FMAs @ 1 GHz
- https://devblogs.nvidia.com/parallelforall/inside-pascal/
- http://wccftech.com/massive-intel-xeon-e5-xeon-e7-skylake-purley-biggest-advancement-nehalem/ 28 cores @ 3.7 GHz * 16 FP ops per cycle * 2 for FMA (assuming same clock rate as the E5-1660 v2)
- http://cgo.org/cgo2016/wp-content/uploads/2016/04/sodani-slides.pdf

GFLOPS/device (Single Precision) – Let's be more realistic...



https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/wp/wp-01222-understanding-peak-floating-point-performance-claims.pdf

https://www.altera.com/en_US/pdfs/literature/wp/wp-01028.pdf (old but still useful)

For FPGAs, Parallelism is Essential



http://rssi.ncsa.illinois.edu/proceedings/academic/Williams.pdf



An experiment...



- Sandy Bridge E5-2670
- 2.6 GHz (3.3 GHz w/ turbo)
- 32 nm

Argonne Leadership Computing Facility

four DRAM channels. <u>51.2</u>
 <u>GB/s peak</u>



- Nallatech 385A Arria10 board
- 200 300 MHz (depend on a design)
- 20 nm
- two DRAM channels. <u>34.1</u>
 GB/s peak

An experiment: Power is Measured...



- Intel RAPL is used to measure CPU energy
 - CPU and memory
- Yokogawa WT310, an external power meter, is used to measure the FPGA power
 - FPGA_pwr = meter_pwr host_idle_pwr + FPGA_idle_pwr (~17 W)
 - Note that meter_pwr includes both CPU and FPGA

An experiment: Random Access with Computation using OpenCL



```
for (int i = 0; i < M; i++) {
    double8 tmp;
    index = rand() % len;
    tmp = array[index];
    sum += (tmp.s0 + tmp.s1) / 2.0;
    sum += (tmp.s2 + tmp.s3) / 2.0;
    sum += (tmp.s4 + tmp.s5) / 2.0;
    sum += (tmp.s6 + tmp.s7) / 2.0;</pre>
```

- # work-units is 256
- CPU: Sandy Bridge (4ch memory)
- FPGA: Arria 10 (2ch memory)

An experiment: Random Access with Computation using OpenCL



for (int i = 0; i < M; i++) {
 double8 tmp;
 index = rand() % len;
 tmp = array[index];
 sum += (tmp.s0 + tmp.s1) / 2.0;
 sum += (tmp.s2 + tmp.s3) / 2.0;
 sum += (tmp.s4 + tmp.s5) / 2.0;
 sum += (tmp.s6 + tmp.s7) / 2.0;</pre>

- # work-units is 256
- CPU: Sandy Bridge (2ch memory)
- FPGA: Arria 10 (2ch memory)

FPGAs – Molecular Dynamics – Strong Scaling Again!

Martin Herbordt (Boston University)

Goal: Enable large-scale app acceleration with a reconfigurable 3D-torus network

Motivation: Large-scale RSC apps are communication-bound

Turn communication-bound problems into computation-bound problems

11

Approach

- Novo-G# network design to support multi-FPGA apps efficiently
 - ✓ 40 Gbps link support, <10% FPGA util.</p>
- Modeling & simulation of novel topologies, architectures & protocols
 - ✓ Scalable, accurate VisualSim model avail.
- OpenCL support for productive multi-FPGA development
 - ✓ BSP* with inter-FPGA channel support avail.
- Case study: 3D FFT

OCTON

*BSP: Board-support package

Novo-G#

- 128 Gidel ProceV (Stratix V D8)
- 3D torus or 6D hypercube
- 6 Rx-Tx links per FPGA
- <10KW

FPGAs – Molecular Dynamics – Strong Scaling Again!

Martin Herbordt (Boston University)

Argonne Leadership Computing Facility Simulation time/day=2fs*86400/time per iter Higher is better!

Compare with state-of-the-art (unit: us/day)

Number of particles	Cloud	Anton2 [3]	Anton1[4]	CPU cluster or GPU
13K	8.05	85.8	19.7	1.1(a)
100K	5.89	59.4	7.5	0.29(b)
IM	3.46	9.5	Not avail.	0.035(c)

- (a) GROMACS on a Xeon E5-2690 processor with an NVIDIA GTX TITAN GPU[5]
- (b) Desmond on 1,024 cores of a Xeon E5430 cluster[6]
- (c) NAMD on 16,384 cores of Cray Jaguar XK6[7]

High-End CPU + FPGA Systems Are Coming...

- Intel/Altera are starting to produce Xeon + FPGA systems
- Xilinx are producing ARM + FPGA systems

Broadwell + Arria 10 GX MCP

Argonne Leadership Computing Facility (MCP target" can work for FPGAs too)

https://www.nextplatform.com/2016/03/14/intel-marrying-fpga-beefy-broadwell-open-compute-future/

Common Algorithm Classes in HPC

Dense linear algebra	Sparse linear algebra	Spectral Methods (FFTs)	Particle Methods	Structured Grids	Unstructured or AMR Grids	Data Intensive
	Х	Х	Х	Х	х	
Х	Х	Х	Х	Х	Х	Х
х	Х	Х	Х			Х
		Х		Х	Х	Х
				Х	Х	Х
х	Х		Х	Х	Х	Х
	Х	Х	х	Х		
Х		Х	Х	Х		
	Dense linear algebra X X	Dense linear algebraSparse linear algebraXXXXXXXXXXXXXXXXXXXXXXXXXXXX	Dense linear algebraSparse linear algebraSpectral Methods (FFTs)XX	Dense linear algebraSparse linear algebraSpectral MethodsParticle MethodsXX	Dense linear algebraSparse linear algebraSpectral Methods (FFTs)Particle Methods MethodsStructured GridsXXX	Dense linear algebraSparse MethodsSpectral MethodsParticle MethodsStructured GridsUnstructured or AMR GridsXX

Argonne Leadership

Common Algorithm Classes in HPC – What do they need?

Algorithm Science areas	Dense linear algebra	Sparse linear algebra	Spectral Methods (FFT)s	Particle Methods	Structured Grids	Unstructured or AMR Grids	Data Intensive
Accelerator Science		High		Hig			
Astrophysics		ı per	High	h pe		MO ⁻	Sto
Chemistry	High	form	bise	rforr	Hig	later	age,
Climate) Flo	lanc	ectio	nano	h flo	icy, e /sca	Net
Combustion	p/s r	e me	n ba	be m	p/s	effici atter	work
Fusion	ate	ioue	ndw	emo	rate	ent (Infra
Lattice Gauge		y sys	idth	ry sy		gathe	structu
Material Science		tem		stem			ıre

Argonne Leadership

FPGAs Can Help Everyone!

Memory-Latency Bound (FPGAs can pipeline deeply) Memory-Bandwidth Bound (FPGAs can do on-the-fly compression)

FPGA Programming: Levels of Abstraction

Argonne Leadership Computing Facility Derived from Deming Chen's slide (UIUC).

FPGA Programming Techniques

- Lowest Risk
- Lowest User Difficulty

- Use FPGAs as accelerators through (vendor-)optimized libraries
- Use of FPGAs through overlay architectures (pre-compiled custom processors)
- Use of FPGAs through high-level synthesis (e.g. via OpenMP)
- Use of FPGAs through programming in Verilog/VHDL (the FPGA "assembly language")

- Highest Risk
- Highest User Difficulty

Beware of Compile Time...

Computing Facilit

- Compiling a full design for a large FPGA (synthesis + place & route) can take many hours!
- Tile-based designs can help, but can still take tens of minutes!
- Overlay architectures (pre-compiled custom processors and on-chip networks) can help...

Overlay (iDEA)

https://www2.warwick.ac.uk/fac/sci/eng/staff/saf/publications/fpt2012-cheah.pdf

- A very-small CPU.
- Runs near peak clock rate of the block RAM / DSP block!
- Makes use of dynamic configuration of the DSP block.

Argonne Leadership

Fig. 8: Mapping of kmeans on Overlay-II vs. DeCO.

https://www2.warwick.ac.uk/fac/sci/eng/staff/saf/publications/fccm2016-jain.pdf

- Also spatial computing, but with much coarser resources.
- Place & Route is **much** faster!
- Performance is very good.

A Toolchain using HLS in Practice?

Challenges Remain...

- OpenMP 4 technology for FPGAs is in its infancy (even less mature than the GPU implementations).
- High-level synthesis technology has come a long way, but is just now starting to give competitive performance to hand-programmed HDL designs.
- CPU + FPGA systems with cache-coherent interconnects are very new.
- High-performance overlay architectures have been created in academia, but none targeting HPC workloads. High-performance on-chip networks aretricky.
- No one has yet created a complete HPC-practical toolchain.

Theoretical maximum performance on many algorithms on GPUs is 50-70%. This is lower than CPU systems, but CPU systems have higher overhead.

In theory, FPGAs offer high percentage of peak and low overhead, but can that be realized in practice?

Conclusions

- FPGA technology offers the most-promising direction toward higher FLOPS/Watt.
- FPGAs, soon combined with powerful CPUs, will naturally fit into our accelerator-infused HPC ecosystem.
- FPGAs can compete with CPUs/GPUs on traditional workloads while excelling at bioinformatics, machine learning, and more!
- Combining high-level synthesis with overlay architectures can address FPGA programming challenges.
- Even so, pulling all of the pieces together will be challenging!

Extra Slides

Progress in CMOS CPU Technology

http://fire.pppl.gov/FESAC_AdvComput_Binkley_041014.pdf

ALCF Systems

How They Compare	Mira	Theta	Aurora
Peak Performance	10 PF	>8.5 PF	180 PF
Compute Nodes	49,152	>2,500	>50,000
Processor	PowerPC A2 1600 MHz	2nd Generation Intel Xeon Phi	3rd Generation Intel Xeon Phi
System Memory	768 TB	>480 TB	>7 PB
File System Capacity	26 PB	10 PB	>150 PB
File System Throughput	300 GB/s	200 GB/s	>1 TB/s
Intel Architecture (x86-64) Compatibility	No	Yes	Yes
Peak Power Consumption	4.8 MW	1.7 MW	>13 MW
GFLOPS/watt	2.1	>5	>13

https://www.alcf.anl.gov/files/alcfscibro2015.pdf

Argonne Leadership

ASCR Computing Upgrades At a Glance

=	System attributes	NERSC Now	OLCF Now	ALCF Now	NERSC Upgrade	OLCF Upgrade	ALCF U	lpgrades
	Name Planned Installation	Edison	TITAN	MIRA	Cori 2016	Summit 2017-2018	Theta 2016	Aurora 2018-2019
	System peak (PF)	2.6	27	10	> 30	200	>8.5	180
	Peak Power (MW)	2	9	4.8	< 3.7	13.3	1.7	13
	Total system memory	357 TB	710TB	768TB	~1 PB DDR4 + High Bandwidth Memory (HBM)+1.5PB persistent memory	> 2.4 PB DDR4 + HBM + 3.7 PB persistent memory	>480 TB DDR4 + High Bandwidth Memory (HBM)	> 7 PB High Bandwidth On- Package Memory Local Memory and Persistent Memory
	Node performance (TF)	0.460	1.452	0.204	> 3	> 40	> 3	> 17 times Mira
	Node processors	Intel Ivy Bridge	AMD Opteron Nvidia Kepler	64-bit PowerPC A2	Intel Knights Landing many core CPUs Intel Haswell CPU in data partition	Multiple IBM Power9 CPUs & multiple Nvidia Voltas GPUS	Intel Knights Landing Xeon Phi many core CPUs	Knights Hill Xeon Phi many core CPUs
	System size (nodes)	5,600 nodes	18,688 nodes	49,152	9,300 nodes 1,900 nodes in data partition	~4,600 nodes	>2,500 nodes	>50,000 nodes
	System Interconnect	Aries	Gemini	5D Torus	Aries	Dual Rail EDR- IB	Aries	2 nd Generation Intel Omni-Path Architecture
	File System	7.6 PB 168 GB/s, Lustre [®]	32 PB 1 TB/s, Lustre®	26 PB 300 GB/s GPFS™	28 PB 744 GB/s Lustre [®]	120 PB 1 TB/s GPFS™	10PB, 210 GB/s Lustre initial	150 PB 1 TB/s Lustre [®]

Argonne Leadership Computing Facility http://science.energy.gov/~/media/ascr/ascac/pdf/meetings/201604/2016-0404-ascac-01.pdf

CORAL Node/Rack Layout – ORNL Summit Computer

CORAL rack layout

- 18 nodes
- 779 TF
- 11 TB RAM
- 55 KW

CORAL System

~200 racks

Argonne Leadership Computing Facility http://science.energy.gov/~/media/ascr/ascac/pdf/meetings/20150324/20150324_ASCAC_02a_No_Backups.pdf

Exascale Computing Initiative (ECI) Timeline

Argonne Leadership Computing Facility http://science.energy.gov/~/media/ascr/ascac/pdf/meetings/20150324/20150324_ASCAC_02a_No_Backups.pdf

How do we express parallelism?

Programming Models Used at NERSC 2015

(Taken from allocation request form. Sums to >100% because codes use multiple languages)

Courtesy of Yun (Helen) He, Alice Koniges, et. al., (NERSC) at OpenMPCon'2015

http://llvm-hpc2-workshop.github.io/slides/Tian.pdf

How do we express parallelism - MPI+X?

Courtesy of Yun (Helen) He, Alice Koniges, et. al., (NERSC) at OpenMPCon'2015

http://llvm-hpc2-workshop.github.io/slides/Tian.pdf

OpenMP Evolving Toward Accelerators

OpenMP Accelerator Support – An Example (SAXPY)

```
int main(int argc, const char* argv[]) {
  float *x = (float*) malloc(n * sizeof(float));
  float *y = (float*) malloc(n * sizeof(float));
  // Define scalars n, a, b & initialize x, y
```

```
for (int i = 0; i < n; ++i) {
    y[i] = a*x[i] + y[i];
}
free(x); free(y); return 0;</pre>
```

http://llvm-hpc2-workshop.github.io/slides/Wong.pdf

OpenMP Accelerator Support – An Example (SAXPY) int main(int argc, const char* argv[]) { float *x = (float*) malloc(n * sizeof(float)); float *y = (float*) malloc(n * sizeof(float));

// Define scalars n, a, b & initialize x, y

Memory transfer if necessary.

all do the same

#pragma omp distribute

Computing Facility

Traditional CPU-targeted **OpenMP** might only need this directive!

HPC-relevant Parallelism is Coming to C++17!

Almost as concise as OpenMP, but in many ways more powerful!

```
using namespace std::execution::parallel;
int a[] = {0,1};
for_each(par, std::begin(a), std::end(a), [&](int i) {
    do_something(i);
});
```

http://www.open-std.org/jtc1/sc22/wg21/docs/papers/2014/n4071.htm

```
void f(float* a, float*b) {
    ...
    for_each(par_unseq, begin, end, [&](int i)
    {
        a[i] = b[i] + c;
    });
}
The "par_unseq" execution policy
allows for vectorization as well.
```

HPC-relevant Parallelism is Coming to C++17!

Table 1 — Table of parallel algorithms							
<pre>adjacent_difference</pre>	adjacent_find	all_of	any_of				
сору	copy_if	copy_n	count				
count_if	equal	exclusive_scan	fill				
fill_n	find	find_end	find_first_of				
find_if	find_if_not	for_each	for_each_n				
generate	generate_n	includes	inclusive_scan				
<u>inner_product</u>	inplace_merge	is_heap	is_heap_until				
is_partitioned	is_sorted	is_sorted_until	lexicographical_compare				
<pre>max_element</pre>	merge	min_element	minmax_element				
mismatch	move	none_of	nth_element				
partial_sort	partial_sort_copy	partition	partition_copy				
reduce	remove	remove_copy	remove_copy_if				
remove_if	replace	replace_copy	<pre>replace_copy_if</pre>				
replace_if	reverse	reverse_copy	rotate				
rotate_copy	search	search_n	<pre>set_difference</pre>				
<pre>set_intersection</pre>	<pre>set_symmetric_difference</pre>	set_union	sort				
<pre>stable_partition</pre>	stable_sort	swap_ranges	transform				
uninitialized_copy	uninitialized_copy_n	uninitialized_fill	uninitialized_fill_n				
unique	unique_copy						

[Note: Not all algorithms in the Standard Library have counterparts in Table 1. — end note]

http://www.open-std.org/jtc1/sc22/wg21/docs/papers/2014/n4071.htm

Argonne Leadership

Current FPGA + CPU System

http://www.panoradio-sdr.de/sdr-implementation/fpga-software-design/

Interconnect Energy

Argonne Leadership

http://www.socforhpc.org/wp-content/uploads/2015/06/SBorkar-SoC-WS-DAC-June-7-2015-v1.pptx

CPU and GPU Trends

https://www.hpcwire.com/2016/08/23/2016-important-year-hpc-two-decades/

CPU vs. FGPA Efficiency

Argonne Leadership

Computing Facility

CPU and FPGA achieve maximum algorithmic efficiency at polar opposite sides of the parameter space!

Figure C. Design efficiency at varying application data widths and path lengths of (1) an FPGA and (2) a processor.

http://authors.library.caltech.edu/1629/1/DEHcomputer00.pdf